CPU Architecture

Where the instruction decoder meets the memory consistency model

Discussion on how the Memory Consistency Model (MCM) of an ISA can influence the Instruction Decoder